

57PR13

U9/857185
JUN 20 2001 PCT/PTO

SPECIFICATION

DIGITAL PHASE LOCKED LOOP CIRCUIT

5 This application is a 371 of PCT/JP99/00055 filed Jan. 8, 1999.
TECHNICAL FIELD

The present invention relates to a digital phase locked loop circuit which is particularly suitable for generating sampling clock signals for sampling reproduced information obtained from the read heads of a magnetic tape apparatus.

10 BACKGROUND ART

When reproducing information recorded on a recording medium such as an optical disk, optical-magnetic disk, magnetic disk, or magnetic tape, it is necessary to generate sampling clock signals synchronized with the pulse train which is the reproduced information obtained from the read heads.

15 Phase locked loop circuits are widely used to generate this type of sampling clock signals. Phase locked loop circuits may be analog circuits or digital circuits. The digital circuits include partially digital circuits which partly include analog components such as oscillator portions, and completely digital circuits which do not include any analog components.

20 Of these phase locked loop circuits, the completely digital phase locked loop circuits have the advantages that they can be integrated to a very high degree and do not require various types of adjustments. An example of such a phase locked loop circuit is disclosed in U.S. Patent No. 5,442,315.

09857185-062001

C.F.
3/16/05